50 Words Abstract -Among wide band gap material for power electronic, Silicon Carbide (SiC) is the most advanced and starts to gain market shares. We have studied planar SiC MESFET ESD robustness. To solve the problem of their low intrinsic ESD robustness, we demonstrate in this work an effective protection solution and possible improvements.
I. Introduction
Silicon carbide (SiC) devices are intended for high voltage, high frequency and high temperature applications thanks to their superior performances compared to silicon devices. The introduction of SiC into high voltage segments, such as wind and high-voltage direct current grids is also inevitable even if the big boost for these new markets should arrive with the implementation of SiC devices in electric cars' traction systems. Recognize deficiencies and reliability studies are an approach to product qualification. Electrostatic discharge (ESD) is considered as one of the most important factors of failures. ESD reliability should be certified during the device development. SiC planar Metal Semiconductor Field Effect Transistor (MESFET) have been designed [1] , at Ampère laboratory and manufactured at CNM laboratory in Barcelona (Spain) within the framework of the WideLab [2] . The SiC planar MESFET is designed as a component for a future integrated driver on the same crystal than a SiC power JFET. In this work, the ESD robustness of this SiC planar MESFET is studied. A slightly improved manufacturing process is used compared to the SiC mesa MESFET already studied in [3] , where ESD robustness was analyzed. The presence of a parasitic NPN transistor, which limits the ESD robustness, was demonstrated in this previous work. In this work three different structure of SiC planar MESFET has been studied regarding ESD robustness: one reference device (MR) and two devices with internal protections: one with a Schottky on drain (MSD), preventing from drain polarity inversion and one with a Zener on drain (MZD), limiting possible drain overvoltage. Transmission line pulse (TLP) and Human Body Model (HBM) test has been carried out and results are compared in order to assess the physical behavior in the SiC device, and in order to propose new improvements for the ESD robustness.
II. Presentation of the devices
In order to facilitate their future integration on the SiC die [4] , the mesa isolation of the previous study was changed by planar isolation with a P+ ring (Figure 1 ). Sizes and inter-electrodes distances are also different. The new structures are smaller but they allow the integration of several devices in parallel. Therefore the nominal c depends on the number of devices parallel [5] . The layout of the three-studied MESF on Figure 2 . In grey we have the Sch (Nickel), in red the P + ring isolation, l Body electrode, and in blue the metal area that is the ohmic contact of the drain electrodes. They are represen photography on Figure 3 . The P isol 
III. ESD robustnes measurements
To evaluate ESD robustness we h Transmission Line Pulse (TLP) te Human Body Model (HBM) measurements are done at room tem TLP, a 100ns voltage pulse is applied electrode whereas for the HBM it corr 100pF capacitor discharge. The main d in the power transmit to the device. I Gate and Body electrodes are left floa Source electrode is grounded (Mo biasing is not done yet as they re further with the setup and would re material, time and caution. The vo applied on the drain is increased step b a defect is visually noticed or unti detected in the reference (DC measurement verified after each noticeable change is observed in th waveforms, as we will shown later. noticed that in these experiments, working with a normally on device, on limited variations can be observed w leakage measurement.
A. Reference and Schottky o MESFET
Results of the TLP and HBM show t and the MSD protected devices fail way ( Figure 6 ). Indeed, during TLP m a failure is observed for a drain vo between 160 and 260V. As soon a leakage" current increases, the devices are analyzed. Despite level is quite spread, all da observed at the same locati appears at the corner of the near the P + ring (Figure 7 ) cannot drive any ESD overcu damaged ( Figure 6 ). We observe exactly the same HBM test even if voltages b higher due to the specific H 1500Ω. At around 400 V H drastically increases for both M 
B. Zener on drain
As explained in introduction, one Zen been added at the drain side. Its goal is current overflow during an ESD overcurrent will be evacuated throug The Zener diode is able to drive som reverse without being damaged. This d useful for ESD protection wher overstress occurs. We have mea standalone Zener diode that starts current at 30 V with high internal r around 10 kΩ (Figure 9 ). The triggerin rather low, around 30 V, which is voltage for SiC [6] . However this re level is not an issue for the targeted that is the gate driver circuit for the pow (Figure 12 ) coupled w temperature gives us an idea of the which correlates with the experiment. 
IV. Discuss
For one mesa-MESFET studi work [3] the impact ionizat current, going in the P channel resistance, which first turns on junction due to the voltage dro the parasitic NPN. The e increased until temperature bec creates damage at the cylind structure, with a failure in the S MSD MESFET, the damages of the drain metallization (Figur another failure mechanism is a the first studied MESFET. before, the defect localizatio junction, at the end of the dra between drain and gate electrod The highest electric field i between the P+ and the drain m the dielectric insulators ( breakdown strength between o inter-metal SiO2 dielectric a thickness of 0.5um, this oxide is around 150-250 V. As the soon as the TLP current conclude that there was no parasitic NPN and that the dr was high enough to break the itself and indeed a hole is ob and the metal is melted.
Density for MZD before parasitic NPN transistor he structure sion ied in the previous ion generates hole l through its internal the source-bulk PN op, and then triggers lectron current is comes too high and drical corner of the SiC. For the MR and occur at the corner re 7). It indicates that at stake compared to Here, as observed on is near the PN ain metallization, in des ( Figure 13 ). is then located in metallization across Figure 14 ). With f 3 to 5 MV/cm for and with our layer breakdown voltage damage appears as increases, we can triggering of the rain voltage applied insulating layer by served in the oxide MESFET. Adding a Zener allows to increase the ESD robustness of this device, hence as we suppose of the SiC driver. Improvements are also proposed to go further with the ESD robustness of this device. As this protection doesn't change the classical electrical characteristics in static, it is a promising solution to solve the main challenge of the development of SiC devices: robustness. Global ESD robustness of the system has to be tested in order to verify that this internal protection doesn't impact the global robustness, because the driver is directly integrated near a power JFET. Dynamic studies have also to be carried out. If there is no impact this solution looks viable and is a determining point on his commercialization. This robust device should provide a good driver for SiC power devices.
